If you are a chip manufacturer dealing with the physical limits of silicon-based CMOS technology — this project developed a 3D DNA-templated CNT-FET platform that could provide a power-performance improvement of ten times over current technology.
3D Bio-Fabricated Nano-Electronics for High-Performance Computing and AI
Imagine building a skyscraper for computer chips instead of a flat parking lot. This project uses DNA as a tiny, precise biological scaffold to stack carbon nanotubes into 3D layers. It's like using a molecular LEGO set to create faster, smaller circuits that don't need expensive laser-cutting tools.
What needed solving
Silicon-based CMOS technology is hitting a performance ceiling. Current nanolithography is too expensive and complex to achieve the high-density 3D semiconductor arrangements needed for next-gen AI and IoT.
What was built
A platform for 3D digital logics using self-assembled carbon nanotube field-effect transistors (CNT-FETs) on DNA nanostructures.
Who needs this
Who can put this to work
If you are an AI hardware developer dealing with the massive energy and space demands of big data — this project developed high-density 3D digital logics that reduce the footprint of the final device while enhancing efficiency.
If you are an advanced sensor producer dealing with the need for extreme miniaturization — this project developed scalable biotemplated electronics that can be extended to create high-performance sensors.
Quick answers
What is the estimated cost or price of this technology?
Based on available project data, specific pricing is not provided, but the objective is to enable an inexpensive realization of 3D digital logics by avoiding expensive nanolithography steps.
Can this be produced at an industrial scale?
The project is implementing automated droplet-based CNT-DNA assembly and selective sorting to enable upscaling production.
What is the IP or licensing status?
Based on available project data, there is no specific information regarding patents or licensing terms provided in the summary.
How does this integrate with existing electronics?
The technology uses atomic layer deposition (ALD) to create dielectric layers and integrates metallic conductive pads for source, drain, and gate connections.
What is the development timeline?
The project is active from 2023-05-01 to 2026-04-30.
Who built it
The consortium is heavily research-oriented, consisting of 12 partners across 6 countries. With 7 universities and 2 research institutions, the academic weight is high, though it includes 2 SMEs and 2 industry partners (17% industry ratio), indicating a transition from pure lab research toward industrial application.
Contact Fondazione Istituto Italiano di Tecnologia
Talk to the team behind this work.
Contact us to explore licensing opportunities for 3D DNA-templated nanoelectronics.